Sukarn Agarwal
ABACa: Access Based Allocation on Set Wise Multi-Retention in STT-RAM Last Level Cache
Agarwal, Sukarn; Chakraborty, Shounak
Abstract
Exhibition of potential advantages of high density, non-volatility, and low static power consumption makes STTRAM a credible successor to SRAM in caches. However, higher write energy and latency of the STT-RAM limit its potential towards commercial usage. Relaxation of STT-RAM’s retention time can be a viable solution to alleviate these obstacles by reducing both write time and energy. However, significant reduction in retention time might lead to premature expiry of the blocks requiring frequent refreshes or write-backs, which can incorporate unnecessary stalls along with the increased miss-rate.This paper proposes ABACa, an approach that logically bifurcates a cache set-wise for two different retention times where cache blocks are segregated upon their arrival and placed in the corresponding set, accordingly. In particular, if a block’s arrival is triggered by a read miss, the block is placed into a set with a higher retention time, called as read-set. On the other hand, the block is placed into a write-set having a lower retention time, if the block’s arrival is caused by a write miss. Our empirical analysis shows that, ABACa achieves a significant improvement of 40.75% in miss-rate and 61.35% EDP (Energy Delay Product) gain compared to baseline multi-retention STT-RAM-based and SRAM-based last level caches, respectively.
Citation
Agarwal, S., & Chakraborty, S. (2021, July). ABACa: Access Based Allocation on Set Wise Multi-Retention in STT-RAM Last Level Cache. Presented at 2021 IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP), NJ, USA
Presentation Conference Type | Conference Paper (published) |
---|---|
Conference Name | 2021 IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP) |
Start Date | Jul 7, 2021 |
End Date | Jul 9, 2021 |
Acceptance Date | Apr 1, 2021 |
Online Publication Date | Aug 23, 2021 |
Publication Date | 2021-07 |
Deposit Date | Jan 9, 2025 |
Publisher | Institute of Electrical and Electronics Engineers |
Peer Reviewed | Peer Reviewed |
Pages | 171-174 |
Book Title | 2021 IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP) |
DOI | https://doi.org/10.1109/asap52443.2021.00032 |
Public URL | https://durham-repository.worktribe.com/output/3328983 |
You might also like
MAFin: Maximizing Accuracy in FinFET based Approximated Real-Time Computing
(2024)
Presentation / Conference Contribution
ARCTIC: Approximate Real-Time Computing in a Cache-Conscious Multicore Environment
(2024)
Journal Article
TREAFET: Temperature-Aware Real-Time Task Scheduling for FinFET based Multicores
(2024)
Journal Article
TEEMO: Temperature Aware Energy Efficient Multi-Retention STT-RAM Cache Architecture
(2024)
Presentation / Conference Contribution
NTHPC: Embracing Near-Threshold Operation for High Performance Multi-core Systems
(2023)
Presentation / Conference Contribution