R. McWilliam
Experimental validation of a resilient electronic logic design with autonomous fault discrimination/masking
McWilliam, R.; Schiefer, P.; Purvis, A.
Abstract
This paper presents the experimental validation of a novel fault-tolerant electronic logic design conducted by an automated mixed-signal fault injection procedure. The design under evaluation relies upon a novel redundant design strategy intended to provide fault discrimination and selective fault masking embedded within a functional CMOS NAND gate. The traditional logic layout is modified to include fault detection and reporting at an extremely fine-grained design level with 2x overhead as opposed to the traditional 4x overhead. The fault injection test bench procedure requires automated fault injection, programmable fault load conditions and combined analogue/digital domain verification. The device under test is implemented using discrete n- and p-FETs arranged as a modular test board together with automated fault injection and test lines. The fault response is measured and confirms the predicted intrinsic fault rate of 25% with a successful 100% masking of suck low-faults and precise identification of stuck-high via IDDQ trigger. The test procedure is shown to be extensible towards more complex logic unit designs and for evaluation of multiple simultaneous faults.
Citation
McWilliam, R., Schiefer, P., & Purvis, A. (2015). Experimental validation of a resilient electronic logic design with autonomous fault discrimination/masking. Procedia CIRP, 38, 265-270. https://doi.org/10.1016/j.procir.2015.08.027
Journal Article Type | Article |
---|---|
Acceptance Date | Aug 12, 2015 |
Publication Date | Oct 27, 2015 |
Deposit Date | Dec 11, 2015 |
Publicly Available Date | Dec 11, 2015 |
Journal | Procedia CIRP |
Print ISSN | 2212-8271 |
Publisher | Elsevier |
Peer Reviewed | Peer Reviewed |
Volume | 38 |
Pages | 265-270 |
DOI | https://doi.org/10.1016/j.procir.2015.08.027 |
Keywords | Self-healing technologies, FPGA, Hardware-in-loop, Fault injection, Fault-tolerance. |
Public URL | https://durham-repository.worktribe.com/output/1396400 |
Files
Published Journal Article
(716 Kb)
PDF
Publisher Licence URL
http://creativecommons.org/licenses/by-nc-nd/4.0/
Copyright Statement
© 2015 The Authors. Published by Elsevier B.V. This is an open access article under the CC BY-NC-ND license.
You might also like
Unsupervised anomaly detection in unmanned aerial vehicles
(2019)
Journal Article
FlightGear as a Tool for Real Time Fault-injection, Detection and Self-repair
(2015)
Journal Article
Creating self-configuring logic with built-in resilience to multiple-upset events
(2015)
Journal Article
Creating a Self-configuring Finite State Machine out of Memory Look-up Tables
(2013)
Journal Article
Fault Tolerant Quadded Logic Cell Structure with Built-in Adaptive Time Redundancy
(2014)
Journal Article
Downloadable Citations
About Durham Research Online (DRO)
Administrator e-mail: dro.admin@durham.ac.uk
This application uses the following open-source libraries:
SheetJS Community Edition
Apache License Version 2.0 (http://www.apache.org/licenses/)
PDF.js
Apache License Version 2.0 (http://www.apache.org/licenses/)
Font Awesome
SIL OFL 1.1 (http://scripts.sil.org/OFL)
MIT License (http://opensource.org/licenses/mit-license.html)
CC BY 3.0 ( http://creativecommons.org/licenses/by/3.0/)
Powered by Worktribe © 2025
Advanced Search