G. He
Memory Usage Verification Using Hip/Sleek
He, G.; Qin, S.; Luo, C.; W.-n., Chin; Liu, Z.; Ravn, A.P.
Authors
S. Qin
C. Luo
Chin W.-n.
Z. Liu
A.P. Ravn
Abstract
Embedded systems often come with constrained memory footprints. It is therefore essential to ensure that software running on such platforms fulfils memory usage specifications at compile-time, to prevent memory-related software failure after deployment. Previous proposals on memory usage verification are not satisfactory as they usually can only handle restricted subsets of programs, especially when shared mutable data structures are involved. In this paper, we propose a simple but novel solution. We instrument programs with explicit memory operations so that memory usage verification can be done along with the verification of other properties, using an automated verification system Hip/Sleek developed recently by Chin et al.[10,19]. The instrumentation can be done automatically and is proven sound with respect to an underlying semantics. One immediate benefit is that we do not need to develop from scratch a specific system for memory usage verification. Another benefit is that we can verify more programs, especially those involving shared mutable data structures, which previous systems failed to handle, as evidenced by our experimental results.
Citation
He, G., Qin, S., Luo, C., W.-n., C., Liu, Z., & Ravn, A. (2009, October). Memory Usage Verification Using Hip/Sleek. Presented at 7th International Symposium on Automated Technology for Verification and Analysis (ATVA 2009), Macao, China
Presentation Conference Type | Conference Paper (published) |
---|---|
Conference Name | 7th International Symposium on Automated Technology for Verification and Analysis (ATVA 2009) |
Start Date | Oct 14, 2009 |
End Date | Oct 16, 2009 |
Publication Date | Oct 1, 2009 |
Deposit Date | Nov 23, 2009 |
Publicly Available Date | Dec 10, 2009 |
Print ISSN | 0302-9743 |
Pages | 166-181 |
Series Title | Lecture notes in computer science |
Series Number | 5799 |
Series ISSN | 0302-9743,1611-3349 |
Book Title | Automated technology for verification and analysis : 7th International Symposium, ATVA 2009, 14-16 October, 2009, Macao, China ; proceedings. |
ISBN | 9783642047602 |
DOI | https://doi.org/10.1007/978-3-642-04761-9_14 |
Public URL | https://durham-repository.worktribe.com/output/1159722 |
Files
Accepted Conference Proceeding
(262 Kb)
PDF
Copyright Statement
The final publication is available at Springer via http://dx.doi.org/10.1007/978-3-642-04761-9_14
You might also like
PTSC: probability, time and shared-variable concurrency
(2009)
Journal Article
Verifying BPEL-like Programs with Hoare Logic
(2008)
Journal Article
An Algebraic Hardware/Software Partitioning Algorithm
(2002)
Journal Article
From statecharts to verilog : a formal approach to hardware/software co-specification
(2006)
Journal Article
Downloadable Citations
About Durham Research Online (DRO)
Administrator e-mail: dro.admin@durham.ac.uk
This application uses the following open-source libraries:
SheetJS Community Edition
Apache License Version 2.0 (http://www.apache.org/licenses/)
PDF.js
Apache License Version 2.0 (http://www.apache.org/licenses/)
Font Awesome
SIL OFL 1.1 (http://scripts.sil.org/OFL)
MIT License (http://opensource.org/licenses/mit-license.html)
CC BY 3.0 ( http://creativecommons.org/licenses/by/3.0/)
Powered by Worktribe © 2024
Advanced Search