Performance predictions for a silicon velocity modulation transistor

Crow, GC; Abram, RA

Abstract

A Monte Carlo simulation has been devised and used to model submicron Si velocity modulation transistors with the intention of designing a picosecond switch. The simulated devices have nominal top and back gate lengths of 0.1 μm, and the conduction channels have similar thickness. Mobility modulation has so far been achieved by heavily compensated doping and interface roughness at one side of the channel. The simulated devices have a high intrinsic speed; simulations performed for T = 77 K suggest that current can be switched between the low and high mobility regions of the channel within 1.5 ps. However, in unstrained Si devices the main obstacle to practical device operation is the rather small current modulation factor (the ratio of the steady drain currents for the device operating in the high and low mobility regimes), which decreases towards unity with increasing drain–source bias. Such a device should work best for small electric fields along the channel ( ∼ 105 V m−1), the regime where impurity scattering has its greatest influence on the electron mobility.

Citation

Crow, G., & Abram, R. (1999). Performance predictions for a silicon velocity modulation transistor. Journal of Applied Physics, 85(2), 1196-1202. https://doi.org/10.1063/1.369245

• Journal Article Type: Article
• Publication Date: Jan 1, 1999
• Deposit Date: Dec 7, 2010
• Publicly Available Date: Dec 7, 2010
• Journal: Journal of Applied Physics
• Print ISSN: 0021-8979
• Electronic ISSN: 1089-7550
• Publisher: American Institute of Physics
• Peer Reviewed: Peer Reviewed
• Volume: 85
• Issue: 2
• Pages: 1196-1202
• DOI: https://doi.org/10.1063/1.369245
• Public URL: https://durham-repository.worktribe.com/output/1619750
• Publisher URL: http://adsabs.harvard.edu/cgi-bin/nph-bib_query?bibcode=1999JAP....85.1196C&db_key=PHY